W8( ;Hgumstix,omap4-duovero-parlorgumstix,omap4-duoveroti,omap4430ti,omap4 +#7OMAP4430 Gumstix Duovero on Parlorchosen=/ocp/serial@48020000aliasesI/ocp/i2c@48070000N/ocp/i2c@48072000S/ocp/i2c@48060000X/ocp/i2c@48350000]/ocp/serial@4806a000e/ocp/serial@4806c000m/ocp/serial@48020000u/ocp/serial@4806e000 }/connectorcpus+cpu@0arm,cortex-a9cpucpu  'O 5a cpu@1arm,cortex-a9cpuinterrupt-controller@48241000arm,cortex-a9-gic/H$H$  l2-cache-controller@48242000arm,pl310-cacheH$ @N local-timer@48240600arm,cortex-a9-twd-timerH$  Z  interrupt-controller@48281000ti,omap4-wugen-mpu/H(  socti,omap-inframpu ti,omap4-mpuempuodsp ti,omap3-c64edspiva ti,ivahdeivaocpti,omap4-l3-nocsimple-bus+tel3_main_1l3_main_2l3_main_3DD EZ  l4@4a000000ti,omap4-l4-cfgsimple-bus+ tJcm1@4000 ti,omap4-cm1@ clocks+extalt_clkin_ck{ fixed-clockD <<pad_clks_src_ck{ fixed-clock pad_clks_ck@108{ti,gate-clock ((pad_slimbus_core_clks_ck{ fixed-clock HHsecure_32k_clk_src_ck{ fixed-clockslimbus_src_clk{ fixed-clock slimbus_clk@108{ti,gate-clock  ))sys_32k_ck{ fixed-clock ..virt_12000000_ck{ fixed-clock XXvirt_13000000_ck{ fixed-clock]@ YYvirt_16800000_ck{ fixed-clockY ZZvirt_19200000_ck{ fixed-clock$ [[virt_26000000_ck{ fixed-clock \\virt_27000000_ck{ fixed-clock ]]virt_38400000_ck{ fixed-clockI ^^tie_low_clock_ck{ fixed-clock bbutmi_phy_clkout_ck{ fixed-clock OOxclk60mhsp1_ck{ fixed-clock KKxclk60mhsp2_ck{ fixed-clock MMxclk60motg_ck{ fixed-clock PPdpll_abe_ck@1e0{ti,omap4-dpll-m4xen-clock   dpll_abe_x2_ck@1f0{ti,omap4-dpll-x2-clock   dpll_abe_m2x2_ck@1f0{ti,divider-clock   abe_24m_fclk{fixed-factor-clock  $$abe_clk@108{ti,divider-clock  aess_fclk@528{ti,divider-clock( ""dpll_abe_m3x2_ck@1f4{ti,divider-clock  core_hsd_byp_clk_mux_ck@12c{ ti,mux-clock, dpll_core_ck@120{ti,omap4-dpll-core-clock $,( dpll_core_x2_ck{ti,omap4-dpll-x2-clock dpll_core_m6x2_ck@140{ti,divider-clock@ aadpll_core_m2_ck@130{ti,divider-clock0 ddrphy_ck{fixed-factor-clockdpll_core_m5x2_ck@13c{ti,divider-clock< div_core_ck@100{ti,divider-clock  div_iva_hs_clk@1dc{ti,divider-clock div_mpu_hs_clk@19c{ti,divider-clock dpll_core_m4x2_ck@138{ti,divider-clock8 dll_clk_div_ck{fixed-factor-clockdpll_abe_m2_ck@1f0{ti,divider-clock  ##dpll_core_m3x2_gate_ck@134{ ti,composite-no-wait-gate-clock4 dpll_core_m3x2_div_ck@134{ti,composite-divider-clock4 dpll_core_m3x2_ck{ti,composite-clock ggdpll_core_m7x2_ck@144{ti,divider-clockD ??iva_hsd_byp_clk_mux_ck@1ac{ ti,mux-clock dpll_iva_ck@1a0{ti,omap4-dpll-clock+7 dpll_iva_x2_ck{ti,omap4-dpll-x2-clock dpll_iva_m4x2_ck@1b8{ti,divider-clock+~ dpll_iva_m5x2_ck@1bc{ti,divider-clock+]  dpll_mpu_ck@160{ti,omap4-dpll-clock`dlh dpll_mpu_m2_ck@170{ti,divider-clockpper_hs_clk_div_ck{fixed-factor-clock //usb_hs_clk_div_ck{fixed-factor-clock 55l3_div_ck@100{ti,divider-clock  !!l4_div_ck@100{ti,divider-clock! RRlp_clk_div_ck{fixed-factor-clock  __mpu_periphclk{fixed-factor-clock ocp_abe_iclk@528{ti,divider-clock"(@per_abe_24m_fclk{fixed-factor-clock# FFdmic_sync_mux_ck@538{ ti,mux-clock $%&8 ''func_dmic_abe_gfclk@538{ ti,mux-clock '()8mcasp_sync_mux_ck@540{ ti,mux-clock $%&@ **func_mcasp_abe_gfclk@540{ ti,mux-clock *()@mcbsp1_sync_mux_ck@548{ ti,mux-clock $%&H ++func_mcbsp1_gfclk@548{ ti,mux-clock +()Hmcbsp2_sync_mux_ck@550{ ti,mux-clock $%&P ,,func_mcbsp2_gfclk@550{ ti,mux-clock ,()Pmcbsp3_sync_mux_ck@558{ ti,mux-clock $%&X --func_mcbsp3_gfclk@558{ ti,mux-clock -()Xslimbus1_fclk_1@560{ti,gate-clock& `slimbus1_fclk_0@560{ti,gate-clock$`slimbus1_fclk_2@560{ti,gate-clock( `slimbus1_slimbus_clk@560{ti,gate-clock) `timer5_sync_mux@568{ ti,mux-clock%.htimer6_sync_mux@570{ ti,mux-clock%.ptimer7_sync_mux@578{ ti,mux-clock%.xtimer8_sync_mux@580{ ti,mux-clock%.dummy_ck{ fixed-clockclockdomainscm2@8000 ti,omap4-cm20clocks+per_hsd_byp_clk_mux_ck@14c{ ti,mux-clock/L 00dpll_per_ck@140{ti,omap4-dpll-clock0@DLH 11dpll_per_m2_ck@150{ti,divider-clock1P 99dpll_per_x2_ck@150{ti,omap4-dpll-x2-clock1P 22dpll_per_m2x2_ck@150{ti,divider-clock2P 88dpll_per_m3x2_gate_ck@154{ ti,composite-no-wait-gate-clock2T 33dpll_per_m3x2_div_ck@154{ti,composite-divider-clock2T 44dpll_per_m3x2_ck{ti,composite-clock34 hhdpll_per_m4x2_ck@158{ti,divider-clock2X ::dpll_per_m5x2_ck@15c{ti,divider-clock2\ ==dpll_per_m6x2_ck@160{ti,divider-clock2` 77dpll_per_m7x2_ck@164{ti,divider-clock2d @@dpll_usb_ck@180{ti,omap4-dpll-j-type-clock5 66dpll_usb_clkdcoldo_ck@1b4{ti,fixed-factor-clock6LYdpll_usb_m2_ck@190{ti,divider-clock6 ;;ducati_clk_mux_ck@100{ ti,mux-clock 7func_12m_fclk{fixed-factor-clock8func_24m_clk{fixed-factor-clock9 &&func_24mc_fclk{fixed-factor-clock8 GGfunc_48m_fclk@108{ti,divider-clock8@ EEfunc_48mc_fclk{fixed-factor-clock8 >>func_64m_fclk@108{ti,divider-clock:@ DDfunc_96m_fclk@108{ti,divider-clock8@ AAinit_60m_fclk@104{ti,divider-clock;@ JJper_abe_nc_fclk@108{ti,divider-clock# BBdss_sys_clk@1120{ti,gate-clock%   dss_tv_clk@1120{ti,gate-clock<   dss_dss_clk@1120{ti,gate-clock= g dss_48mhz_clk@1120{ti,gate-clock>   fdif_fck@1028{ti,divider-clock:(gpio2_dbclk@1460{ti,gate-clock.`gpio3_dbclk@1468{ti,gate-clock.hgpio4_dbclk@1470{ti,gate-clock.pgpio5_dbclk@1478{ti,gate-clock.xgpio6_dbclk@1480{ti,gate-clock.sgx_clk_mux@1220{ ti,mux-clock?@ hsi_fck@1338{ti,divider-clock88iss_ctrlclk@1020{ti,gate-clockA mcbsp4_sync_mux_ck@14e0{ ti,mux-clockAB CCper_mcbsp4_gfclk@14e0{ ti,mux-clockC(hsmmc1_fclk@1328{ ti,mux-clockDA(hsmmc2_fclk@1330{ ti,mux-clockDA0ocp2scp_usb_phy_phy_48m@13e0{ti,gate-clockEsha2md5_fck@15c8{ti,gate-clock!slimbus2_fclk_1@1538{ti,gate-clockF 8slimbus2_fclk_0@1538{ti,gate-clockG8slimbus2_slimbus_clk@1538{ti,gate-clockH 8smartreflex_core_fck@638{ti,gate-clockI8smartreflex_iva_fck@630{ti,gate-clockI0smartreflex_mpu_fck@628{ti,gate-clockI(cm2_dm10_mux@1428{ ti,mux-clock.(cm2_dm11_mux@1430{ ti,mux-clock.0cm2_dm2_mux@1438{ ti,mux-clock.8cm2_dm3_mux@1440{ ti,mux-clock.@cm2_dm4_mux@1448{ ti,mux-clock.Hcm2_dm9_mux@1450{ ti,mux-clock.Pusb_host_fs_fck@13d0{ti,gate-clock> SSutmi_p1_gfclk@1358{ ti,mux-clockJKX LLusb_host_hs_utmi_p1_clk@1358{ti,gate-clockLXutmi_p2_gfclk@1358{ ti,mux-clockJMX NNusb_host_hs_utmi_p2_clk@1358{ti,gate-clockN Xusb_host_hs_utmi_p3_clk@1358{ti,gate-clockJ Xusb_host_hs_hsic480m_p1_clk@1358{ti,gate-clock; Xusb_host_hs_hsic60m_p1_clk@1358{ti,gate-clockJ Xusb_host_hs_hsic60m_p2_clk@1358{ti,gate-clockJ Xusb_host_hs_hsic480m_p2_clk@1358{ti,gate-clock;Xusb_host_hs_func48mclk@1358{ti,gate-clock>Xusb_host_hs_fck@1358{ti,gate-clockJXotg_60m_gfclk@1360{ ti,mux-clockOP` QQusb_otg_hs_xclk@1360{ti,gate-clockQ`usb_otg_hs_ick@1360{ti,gate-clock!`usb_phy_cm_clk32k@640{ti,gate-clock.@ usb_tll_hs_usb_ch2_clk@1368{ti,gate-clockJ husb_tll_hs_usb_ch0_clk@1368{ti,gate-clockJhusb_tll_hs_usb_ch1_clk@1368{ti,gate-clockJ husb_tll_hs_ick@1368{ti,gate-clockRhclockdomainsl3_init_clkdmti,clockdomain6Sscm@2000ti,omap4-scm-coresimple-bus + t scm_conf@0syscon+scm@100000%ti,omap4-scm-padconf-coresimple-bus+ tpinmux@40 ti,omap4-padconfpinctrl-single@+z/default TUV pinmux_twl6040_pins&`pinmux_mcpdm_pins( pinmux_mcbsp1_pins  pinmux_hsusbb1_pins`           pinmux_hsusb1phy_pinsL pinmux_w2cbw0015_pins&: pinmux_i2c1_pins pinmux_i2c4_pins pinmux_mmc1_pins0 pinmux_mmc5_pins0   pinmux_twl6030_pins^A pinmux_led_pins TTpinmux_button_pins UUpinmux_i2c2_pins pinmux_i2c3_pins pinmux_smsc_pins(*0 VVpinmux_dss_hdmi_pins XZ\^ omap4_padconf_global@5a0sysconsimple-busp+ tp WWpbias_regulator@60ti,pbias-omap4ti,pbias-omap`Wpbias_mmc_omap4pbias_mmc_omap4w@- l4@300000ti,omap4-l4-wkupsimple-bus+ t0counter@4000ti,omap-counter32k@  ecounter_32kprm@6000 ti,omap4-prm`0 Z clocks+sys_clkin_ck@110{ ti,mux-clockXYZ[\]^ abe_dpll_bypass_clk_mux_ck@108{ ti,mux-clock.  abe_dpll_refclk_mux_ck@10c{ ti,mux-clock.   dbgclk_mux_ck{fixed-factor-clockl4_wkup_clk_mux_ck@108{ ti,mux-clock_ IIsyc_clk_div_ck@100{ti,divider-clock %%gpio1_dbclk@1838{ti,gate-clock.8dmt1_clk_mux@1840{ ti,mux-clock.@usim_ck@1858{ti,divider-clock:X@ ``usim_fclk@1858{ti,gate-clock`Xpmd_stm_clock_mux_ck@1a20{ ti,mux-clock ab  ccpmd_trace_clk_mux_ck@1a20{ ti,mux-clock ab  ddstm_clk_div_ck@1a20{ti,divider-clockc@ trace_clk_div_div_ck@1a20{ti,divider-clockd @ eetrace_clk_div_ck{ti,clkdm-gate-clocke ffbandgap_fclk@1888{ti,gate-clock.clockdomainsemu_sys_clkdmti,clockdomainfscrm@a000ti,omap4-scrm clocks+auxclk0_src_gate_ck@310{ ti,composite-no-wait-gate-clockg iiauxclk0_src_mux_ck@310{ti,composite-mux-clock gh jjauxclk0_src_ck{ti,composite-clockij kkauxclk0_ck@310{ti,divider-clockk {{auxclk1_src_gate_ck@314{ ti,composite-no-wait-gate-clockg llauxclk1_src_mux_ck@314{ti,composite-mux-clock gh mmauxclk1_src_ck{ti,composite-clocklm nnauxclk1_ck@314{ti,divider-clockn ||auxclk2_src_gate_ck@318{ ti,composite-no-wait-gate-clockg ooauxclk2_src_mux_ck@318{ti,composite-mux-clock gh ppauxclk2_src_ck{ti,composite-clockop qqauxclk2_ck@318{ti,divider-clockq }}auxclk3_src_gate_ck@31c{ ti,composite-no-wait-gate-clockg rrauxclk3_src_mux_ck@31c{ti,composite-mux-clock gh ssauxclk3_src_ck{ti,composite-clockrs ttauxclk3_ck@31c{ti,divider-clockt ~~auxclk4_src_gate_ck@320{ ti,composite-no-wait-gate-clockg  uuauxclk4_src_mux_ck@320{ti,composite-mux-clock gh  vvauxclk4_src_ck{ti,composite-clockuv wwauxclk4_ck@320{ti,divider-clockw  auxclk5_src_gate_ck@324{ ti,composite-no-wait-gate-clockg$ xxauxclk5_src_mux_ck@324{ti,composite-mux-clock gh$ yyauxclk5_src_ck{ti,composite-clockxy zzauxclk5_ck@324{ti,divider-clockz$ auxclkreq0_ck@210{ ti,mux-clock{|}~auxclkreq1_ck@214{ ti,mux-clock{|}~auxclkreq2_ck@218{ ti,mux-clock{|}~auxclkreq3_ck@21c{ ti,mux-clock{|}~auxclkreq4_ck@220{ ti,mux-clock{|}~ auxclkreq5_ck@224{ ti,mux-clock{|}~$clockdomainspinmux@1e040 ti,omap4-padconfpinctrl-single@8+z/pinmux_twl6030_wkup_pins ocmcram@40304000 mmio-sram@0@ dma-controller@4a056000ti,omap4430-sdmaJ`0Z  6A N gpio@4a310000ti,omap4-gpioJ1 Zegpio1[m}/gpio@48055000ti,omap4-gpioHP Zegpio2m}/ gpio@48057000ti,omap4-gpioHp Zegpio3m}/gpio@48059000ti,omap4-gpioH Z egpio4m}/ gpio@4805b000ti,omap4-gpioH Z!egpio5m}/gpio@4805d000ti,omap4-gpioH Z"egpio6m}/ elm@48078000ti,am3352-elmH Zeelm disabledgpmc@50000000ti,omap4430-gpmcP+ Zrxtxegpmc!fck/m}t,ethernet@gpmcsmsc,lan9221smsc,lan9115! /2A2Sb u 22222 #$#>Vm#2  Z miiN serial@4806a000ti,omap4-uartH ZHeuart1lserial@4806c000ti,omap4-uartH ZIeuart2lserial@48020000ti,omap4-uartH ZJeuart3l#Jserial@4806e000ti,omap4-uartH ZFeuart4lspinlock@4a0f6000ti,omap4-hwspinlockJ` espinlock7i2c@48070000 ti,omap4-i2cH Z8+ei2c1defaulttwl@48H Z ti,twl6030/defaultrtcti,twl4030-rtcZ regulator-vaux1ti,twl6030-vaux1B@-regulator-vaux2ti,twl6030-vaux2O*regulator-vaux3ti,twl6030-vaux3B@-regulator-vmmcti,twl6030-vmmcO- regulator-vppti,twl6030-vppw@&%regulator-vusimti,twl6030-vusimO,@ regulator-vdacti,twl6030-vdac regulator-vanati,twl6030-vanaregulator-vcxioti,twl6030-vcxioEregulator-vusbti,twl6030-vusb regulator-v1v8ti,twl6030-v1v8E regulator-v2v1ti,twl6030-v2v1E usb-comparatorti,twl6030-usbZ Ypwmti,twl6030-pwmdpwmledti,twl6030-pwmleddgpadcti,twl6030-gpadcZotwl@4b ti,twl6040{K Zw  i2c@48072000 ti,omap4-i2cH  Z9+ei2c2defaulti2c@48060000 ti,omap4-i2cH Z=+ei2c3defaulteeprom@51 atmel,24c01Qi2c@48350000 ti,omap4-i2cH5 Z>+ei2c4defaultspi@48098000ti,omap4-mcspiH  ZA+emcspi1@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap4-mcspiH  ZB+emcspi2 +,-.tx0rx0tx1rx1spi@480b8000ti,omap4-mcspiH  Z[+emcspi3tx0rx0spi@480ba000ti,omap4-mcspiH  Z0+emcspi4FGtx0rx0mmc@4809c000ti,omap4-hsmmcH  ZSemmc1=>txrxdefaultmmc@480b4000ti,omap4-hsmmcH @ ZVemmc2/0txrx disabledmmc@480ad000ti,omap4-hsmmcH  Z^emmc3MNtxrx disabledmmc@480d1000ti,omap4-hsmmcH  Z`emmc49:txrx disabledmmc@480d5000ti,omap4-hsmmcH P Z;emmc5;<txrxdefault.mmu@4a066000ti,omap4-iommuJ` Zemmu_dspAmmu@55082000ti,omap4-iommuU  Zdemmu_ipuANwdt@4a314000ti,omap4-wdtti,omap3-wdtJ1@ ZP ewd_timer2mcpdm@40132000ti,omap4-mcpdm@ I dmpudma ZpemcpdmABup_linkdn_linkokaydefaultpdmclk dmic@4012e000ti,omap4-dmic@Idmpudma ZredmicCup_link disabledmcbsp@40122000ti,omap4-mcbsp@ I dmpudma Zncommon~emcbsp1!"txrxokaydefaultmcbsp@40124000ti,omap4-mcbsp@@I@dmpudma Zncommon~emcbsp2txrx disabledmcbsp@40126000ti,omap4-mcbsp@`I`dmpudma Zncommon~emcbsp3txrx disabledmcbsp@48096000ti,omap4-mcbspH `dmpu Zncommon~emcbsp4 txrx disabledkeypad@4a31c000ti,omap4-keypadJ1 Zxdmpuekbddmm@4e000000 ti,omap4-dmmN Zqedmmemif@4c000000 ti,emif-4dL Zneemif1emif@4d000000 ti,emif-4dM Zoeemif2ocp2scp@4a0ad000ti,omap-ocp2scpJ +teocp2scp_usb_phyusb2phy@4a0ad080 ti,omap-usb2J ЀXwkupclk mailbox@4a0f4000ti,omap4-mailboxJ@ Zemailbox mbox_ipu  'mbox_dsp  'timer@4a318000ti,omap3430-timerJ1 Z%etimer12timer@48032000ti,omap3430-timerH  Z&etimer2timer@48034000ti,omap4430-timerH@ Z'etimer3timer@48036000ti,omap4430-timerH` Z(etimer4timer@40138000ti,omap4430-timer@I Z)etimer5Atimer@4013a000ti,omap4430-timer@I Z*etimer6Atimer@4013c000ti,omap4430-timer@I Z+etimer7Atimer@4013e000ti,omap4430-timer@I Z,etimer8NAtimer@4803e000ti,omap4430-timerH Z-etimer9Ntimer@48086000ti,omap3430-timerH` Z.etimer10Ntimer@48088000ti,omap4430-timerH Z/etimer11Nusbhstll@4a062000 ti,usbhs-tllJ  ZN eusb_tll_hsusbhshost@4a064000ti,usbhs-hostJ@ eusb_host_hs+t JKM3refclk_60m_intrefclk_60m_ext_p1refclk_60m_ext_p2 [ehci-phyohci@4a064800ti,ohci-omap3JH  ZLehci@4a064c00 ti,ehci-omapJL  ZMfcontrol-phy@4a002300ti,control-phy-usb2J#dpower control-phy@4a00233cti,control-phy-otghsJ#<dotghs_control usb_otg_hs@4a0ab000ti,omap4-musbJ Z\]nmcdma eusb_otg_hskf susb2-phy} 2aes@4b501000 ti,omap4-aeseaes1KP ZUontxrxaes@4b701000 ti,omap4-aeseaes2Kp Z@rqtxrxdes@480a5000 ti,omap4-desedesH P ZRuttxrxsham@4b100000ti,omap4-shameshamK Z3wrxregulator-abb-mpu ti,abb-v2abb_mpu+2okayJ0{J0`dbase-addressint-addressxO1regulator-abb-iva ti,abb-v2abb_iva+2 disabledJ0{J0`dbase-addressint-addressdss@58000000 ti,omap4-dssXok edss_corefck+tdispc@58001000ti,omap4-dispcX Z edss_dispcfckencoder@58002000ti,omap4-rfbiX  disabled edss_rfbi!fckickencoder@58003000ti,omap4-vencX0 disabled edss_vencfckencoder@58004000 ti,omap4-dsiX@XB@XC dprotophypll Z5 disabled edss_dsi1 fcksys_clkencoder@58005000 ti,omap4-dsiXPXR@XS dprotophypll ZT disabled edss_dsi2 fcksys_clkencoder@58006000ti,omap4-hdmi X`XbXcXddwppllphycore Zeok edss_hdmi fcksys_clkL audio_txdefaultportendpoint  bandgap@4a002260J"`J#,ti,omap4430-bandgap  thermal-zonescpu_thermal & < J ZN tripscpu_alert g spassive cpu_crit gH s criticalcooling-mapsmap0 ~ memory@80000000memory@soundti,abe-twl6040 DuoVero I  a Headset StereophoneHSOLHeadset StereophoneHSORHSMICHeadset MicHeadset MicHeadset Mic Biashsusb1_phyusb-nop-xceiv default~ main_clk$ w2cbw0015_vmmcdefaultregulator-fixed w2cbw0015--   p  leds gpio-ledsled0 duovero:blue:led0  heartbeatgpio_keys gpio-keys+button0 button0   #connectorhdmi-connector hdmid 1portendpoint  regulator-vddvarioregulator-fixed vddvarioE regulator-vdd33aregulator-fixedvdd33aE  compatibleinterrupt-parent#address-cells#size-cellsmodelstdout-pathi2c0i2c1i2c2i2c3serial0serial1serial2serial3display0device_typenext-level-cacheregclocksclock-namesclock-latencyoperating-pointscooling-min-levelcooling-max-level#cooling-cellslinux,phandleinterrupt-controller#interrupt-cellscache-unifiedcache-levelinterruptsti,hwmodssramranges#clock-cellsclock-frequencyti,bit-shiftti,max-divti,autoidle-shiftti,index-starts-at-oneti,invert-autoidle-bitclock-multclock-divti,index-power-of-twoassigned-clocksassigned-clock-ratesti,dividersti,clock-divti,clock-multti,set-rate-parent#pinctrl-cellspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsstatusdmasdma-namesgpmc,num-csgpmc,num-waitpinsti,no-idle-on-initbank-widthgpmc,device-widthgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsengpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,access-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,wait-monitoring-nsgpmc,clk-activation-nsgpmc,wr-data-mux-bus-nsgpmc,wr-access-nsvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressphy-modegpmc,mux-add-datagpmc,sync-readgpmc,sync-writegpmc,sync-clk-psinterrupts-extended#hwlock-cellsregulator-always-onusb-supply#pwm-cells#io-channel-cellsti,audpwron-gpiovio-supplyv2v1-supplyenable-active-highpagesizeti,spi-num-csti,dual-voltti,needs-special-resetpbias-supplyvmmc-supplyti,bus-widthti,non-removablecap-power-off-card#iommu-cellsti,iommu-bus-err-backreg-namesinterrupt-namesti,buffer-sizephy-typehw-caps-read-idle-ctrlhw-caps-ll-interfacehw-caps-temp-alertctrl-module#phy-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,timer-alwonti,timer-dspti,timer-pwmport1-modephysusb-phyphy-namesmultipointnum-epsram-bitsinterface-typepowerti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infovdda-supplyremote-endpoint#thermal-sensor-cellspolling-delay-passivepolling-delaythermal-sensorscoefficientstemperaturehysteresistripcooling-deviceti,modelti,mclk-freqti,mcpdmti,twl6040ti,audio-routingreset-gpiosstartup-delay-usregulator-boot-onlabellinux,default-triggerlinux,codewakeup-sourcehpd-gpios