8t( x<@openpandora,omap3-pandora-1ghzti,omap3630ti,omap36xxti,omap3 +7Pandora Handheld Console 1GHzchosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000s/ocp@68000000/serial@49042000!{/ocp@68000000/spi@48098000/lcd@1cpus+cpu@0arm,cortex-a8cpucpupmu@54000000arm,cortex-a8-pmuTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bush + l3_mainl4@48000000ti,omap3-l4-coresimple-bus+  Hscm@2000ti,omap3-scmsimple-bus +  pinmux@30 ti,omap3-padconfpinctrl-single08+"3Hfpinmux_mmc1_pins0pinmux_mmc2_pinsP(*,.02468:pinmux_dss_dpi_pins^ pinmux_uart3_pinsnAppinmux_leds_pins $&`bpinmux_button_pinspinmux_penirq_pinspinmux_twl4030_pinsAscm_conf@270sysconsimple-busp0+  p0pbias_regulator@2b0ti,pbias-omap3ti,pbias-omappbias_mmc_omap2430pbias_mmc_omap2430w@-clocks+mcbsp5_mux_fck@68ti,composite-mux-clockh mcbsp5_fckti,composite-clock mcbsp1_mux_fck@4ti,composite-mux-clock mcbsp1_fckti,composite-clock mcbsp2_mux_fck@4ti,composite-mux-clock mcbsp2_fckti,composite-clockmcbsp3_mux_fck@68ti,composite-mux-clock hmcbsp3_fckti,composite-clockmcbsp4_mux_fck@68ti,composite-mux-clock hmcbsp4_fckti,composite-clockclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single \+"3Hfpinmux_twl4030_vpins target-module@480a6000ti,sysc-omap2ti,syscH `DH `HH `Lrevsyscsyss ick+  H ` aes1@0 ti,omap3-aesP)  .txrxtarget-module@480c5000ti,sysc-omap2ti,syscH PDH PHH PLrevsyscsyss ick+  H P aes2@0 ti,omap3-aesP)AB.txrxprm@48306000 ti,omap3-prmH0`@ clocks+virt_16_8m_ck fixed-clock8Yosc_sys_ck@d40 ti,mux-clock @sys_ck@1270ti,divider-clockHpS"sys_clkout1@d70ti,gate-clock pdpll3_x2_ckfixed-factor-clockjudpll3_m2x2_ckfixed-factor-clockju!dpll4_x2_ckfixed-factor-clock jucorex2_fckfixed-factor-clock!ju#wkup_l4_ickfixed-factor-clock"juRcorex2_d3_fckfixed-factor-clock#jucorex2_d5_fckfixed-factor-clock#juclockdomainscm@48004000 ti,omap3-cmH@@clocks+dummy_apb_pclk fixed-clock8omap_32k_fck fixed-clock8Dvirt_12m_ck fixed-clock8virt_13m_ck fixed-clock8]@virt_19200000_ck fixed-clock8$virt_26000000_ck fixed-clock8virt_38_4m_ck fixed-clock8Idpll4_ck@d00ti,omap3-dpll-per-j-type-clock"" D 0 dpll4_m2_ck@d48ti,divider-clock H? HS$dpll4_m2x2_mul_ckfixed-factor-clock$ju%dpll4_m2x2_ck@d00ti,hsdiv-gate-clock% &omap_96m_alwon_fckfixed-factor-clock&ju-dpll3_ck@d00ti,omap3-dpll-core-clock"" @ 0dpll3_m3_ck@1140ti,divider-clockH@S'dpll3_m3x2_mul_ckfixed-factor-clock'ju(dpll3_m3x2_ck@d00ti,hsdiv-gate-clock(  )emu_core_alwon_ckfixed-factor-clock)jufsys_altclk fixed-clock82mcbsp_clks fixed-clock8dpll3_m2_ck@d40ti,divider-clockH @Score_ckfixed-factor-clockju*dpll1_fck@940ti,divider-clock*H @S+dpll1_ck@904ti,omap3-dpll-clock"+  $ @ 4dpll1_x2_ckfixed-factor-clockju,dpll1_x2m2_ck@944ti,divider-clock,H DS@cm_96m_fckfixed-factor-clock-ju.omap_96m_fck@d40 ti,mux-clock." @Idpll4_m3_ck@e40ti,divider-clock H @S/dpll4_m3x2_mul_ckfixed-factor-clock/ju0dpll4_m3x2_ck@d00ti,hsdiv-gate-clock0 1omap_54m_fck@d40 ti,mux-clock12 @<cm_96m_d2_fckfixed-factor-clock.ju3omap_48m_fck@d40 ti,mux-clock32 @4omap_12m_fckfixed-factor-clock4juKdpll4_m4_ck@e40ti,divider-clock H@S5dpll4_m4x2_mul_ckti,fixed-factor-clock56dpll4_m4x2_ck@d00ti,gate-clock6 dpll4_m5_ck@f40ti,divider-clock H?@S7dpll4_m5x2_mul_ckti,fixed-factor-clock78dpll4_m5x2_ck@d00ti,hsdiv-gate-clock8 ndpll4_m6_ck@1140ti,divider-clock H?@S9dpll4_m6x2_mul_ckfixed-factor-clock9ju:dpll4_m6x2_ck@d00ti,hsdiv-gate-clock: ;emu_per_alwon_ckfixed-factor-clock;jugclkout2_src_gate_ck@d70 ti,composite-no-wait-gate-clock* p=clkout2_src_mux_ck@d70ti,composite-mux-clock*".< p>clkout2_src_ckti,composite-clock=>?sys_clkout2@d70ti,divider-clock?H@ pmpu_ckfixed-factor-clock@juAarm_fck@924ti,divider-clockA $Hemu_mpu_alwon_ckfixed-factor-clockAjuhl3_ick@a40ti,divider-clock*H @SBl4_ick@a40ti,divider-clockBH @SCrm_ick@c40ti,divider-clockCH @Sgpt10_gate_fck@a00ti,composite-gate-clock"  Egpt10_mux_fck@a40ti,composite-mux-clockD" @Fgpt10_fckti,composite-clockEFgpt11_gate_fck@a00ti,composite-gate-clock"  Ggpt11_mux_fck@a40ti,composite-mux-clockD" @Hgpt11_fckti,composite-clockGHcore_96m_fckfixed-factor-clockIjummchs2_fck@a00ti,wait-gate-clock mmchs1_fck@a00ti,wait-gate-clock i2c3_fck@a00ti,wait-gate-clock i2c2_fck@a00ti,wait-gate-clock i2c1_fck@a00ti,wait-gate-clock mcbsp5_gate_fck@a00ti,composite-gate-clock   mcbsp1_gate_fck@a00ti,composite-gate-clock   core_48m_fckfixed-factor-clock4juJmcspi4_fck@a00ti,wait-gate-clockJ mcspi3_fck@a00ti,wait-gate-clockJ mcspi2_fck@a00ti,wait-gate-clockJ mcspi1_fck@a00ti,wait-gate-clockJ uart2_fck@a00ti,wait-gate-clockJ uart1_fck@a00ti,wait-gate-clockJ  core_12m_fckfixed-factor-clockKjuLhdq_fck@a00ti,wait-gate-clockL core_l3_ickfixed-factor-clockBjuMsdrc_ick@a10ti,wait-gate-clockM gpmc_fckfixed-factor-clockMjucore_l4_ickfixed-factor-clockCjuNmmchs2_ick@a10ti,omap3-interface-clockN mmchs1_ick@a10ti,omap3-interface-clockN hdq_ick@a10ti,omap3-interface-clockN mcspi4_ick@a10ti,omap3-interface-clockN mcspi3_ick@a10ti,omap3-interface-clockN mcspi2_ick@a10ti,omap3-interface-clockN mcspi1_ick@a10ti,omap3-interface-clockN i2c3_ick@a10ti,omap3-interface-clockN i2c2_ick@a10ti,omap3-interface-clockN i2c1_ick@a10ti,omap3-interface-clockN uart2_ick@a10ti,omap3-interface-clockN uart1_ick@a10ti,omap3-interface-clockN  gpt11_ick@a10ti,omap3-interface-clockN  gpt10_ick@a10ti,omap3-interface-clockN  mcbsp5_ick@a10ti,omap3-interface-clockN  mcbsp1_ick@a10ti,omap3-interface-clockN  omapctrl_ick@a10ti,omap3-interface-clockN dss_tv_fck@e00ti,gate-clock<dss_96m_fck@e00ti,gate-clockIdss2_alwon_fck@e00ti,gate-clock"dummy_ck fixed-clock8gpt1_gate_fck@c00ti,composite-gate-clock" Ogpt1_mux_fck@c40ti,composite-mux-clockD" @Pgpt1_fckti,composite-clockOPaes2_ick@a10ti,omap3-interface-clockN wkup_32k_fckfixed-factor-clockDjuQgpio1_dbck@c00ti,gate-clockQ sha12_ick@a10ti,omap3-interface-clockN wdt2_fck@c00ti,wait-gate-clockQ wdt2_ick@c10ti,omap3-interface-clockR wdt1_ick@c10ti,omap3-interface-clockR gpio1_ick@c10ti,omap3-interface-clockR omap_32ksync_ick@c10ti,omap3-interface-clockR gpt12_ick@c10ti,omap3-interface-clockR gpt1_ick@c10ti,omap3-interface-clockR per_96m_fckfixed-factor-clock-ju per_48m_fckfixed-factor-clock4juSuart3_fck@1000ti,wait-gate-clockS gpt2_gate_fck@1000ti,composite-gate-clock"Tgpt2_mux_fck@1040ti,composite-mux-clockD"@Ugpt2_fckti,composite-clockTUgpt3_gate_fck@1000ti,composite-gate-clock"Vgpt3_mux_fck@1040ti,composite-mux-clockD"@Wgpt3_fckti,composite-clockVWgpt4_gate_fck@1000ti,composite-gate-clock"Xgpt4_mux_fck@1040ti,composite-mux-clockD"@Ygpt4_fckti,composite-clockXYgpt5_gate_fck@1000ti,composite-gate-clock"Zgpt5_mux_fck@1040ti,composite-mux-clockD"@[gpt5_fckti,composite-clockZ[gpt6_gate_fck@1000ti,composite-gate-clock"\gpt6_mux_fck@1040ti,composite-mux-clockD"@]gpt6_fckti,composite-clock\]gpt7_gate_fck@1000ti,composite-gate-clock"^gpt7_mux_fck@1040ti,composite-mux-clockD"@_gpt7_fckti,composite-clock^_gpt8_gate_fck@1000ti,composite-gate-clock" `gpt8_mux_fck@1040ti,composite-mux-clockD"@agpt8_fckti,composite-clock`agpt9_gate_fck@1000ti,composite-gate-clock" bgpt9_mux_fck@1040ti,composite-mux-clockD"@cgpt9_fckti,composite-clockbcper_32k_alwon_fckfixed-factor-clockDjudgpio6_dbck@1000ti,gate-clockdgpio5_dbck@1000ti,gate-clockdgpio4_dbck@1000ti,gate-clockdgpio3_dbck@1000ti,gate-clockdgpio2_dbck@1000ti,gate-clockd wdt3_fck@1000ti,wait-gate-clockd per_l4_ickfixed-factor-clockCjuegpio6_ick@1010ti,omap3-interface-clockegpio5_ick@1010ti,omap3-interface-clockegpio4_ick@1010ti,omap3-interface-clockegpio3_ick@1010ti,omap3-interface-clockegpio2_ick@1010ti,omap3-interface-clocke wdt3_ick@1010ti,omap3-interface-clocke uart3_ick@1010ti,omap3-interface-clocke uart4_ick@1010ti,omap3-interface-clockegpt9_ick@1010ti,omap3-interface-clocke gpt8_ick@1010ti,omap3-interface-clocke gpt7_ick@1010ti,omap3-interface-clockegpt6_ick@1010ti,omap3-interface-clockegpt5_ick@1010ti,omap3-interface-clockegpt4_ick@1010ti,omap3-interface-clockegpt3_ick@1010ti,omap3-interface-clockegpt2_ick@1010ti,omap3-interface-clockemcbsp2_ick@1010ti,omap3-interface-clockemcbsp3_ick@1010ti,omap3-interface-clockemcbsp4_ick@1010ti,omap3-interface-clockemcbsp2_gate_fck@1000ti,composite-gate-clockmcbsp3_gate_fck@1000ti,composite-gate-clockmcbsp4_gate_fck@1000ti,composite-gate-clockemu_src_mux_ck@1140 ti,mux-clock"fgh@iemu_src_ckti,clkdm-gate-clockijpclk_fck@1140ti,divider-clockjH@Spclkx2_fck@1140ti,divider-clockjH@Satclk_fck@1140ti,divider-clockjH@Straceclk_src_fck@1140 ti,mux-clock"fgh@ktraceclk_fck@1140ti,divider-clockk H@Ssecure_32k_fck fixed-clock8lgpt12_fckfixed-factor-clockljuwdt1_fckfixed-factor-clockljusecurity_l4_ick2fixed-factor-clockCjumaes1_ick@a14ti,omap3-interface-clockm rng_ick@a14ti,omap3-interface-clockm sha11_ick@a14ti,omap3-interface-clockm des1_ick@a14ti,omap3-interface-clockm cam_mclk@f00ti,gate-clockncam_ick@f10!ti,omap3-no-wait-interface-clockCcsi2_96m_fck@f00ti,gate-clocksecurity_l3_ickfixed-factor-clockBjuopka_ick@a14ti,omap3-interface-clocko icr_ick@a10ti,omap3-interface-clockN des2_ick@a10ti,omap3-interface-clockN mspro_ick@a10ti,omap3-interface-clockN mailboxes_ick@a10ti,omap3-interface-clockN ssi_l4_ickfixed-factor-clockCjuvsr1_fck@c00ti,wait-gate-clock" sr2_fck@c00ti,wait-gate-clock" sr_l4_ickfixed-factor-clockCjudpll2_fck@40ti,divider-clock*H@Spdpll2_ck@4ti,omap3-dpll-clock"p$@4qdpll2_m2_ck@44ti,divider-clockqHDSriva2_ck@0ti,wait-gate-clockrmodem_fck@a00ti,omap3-interface-clock" sad2d_ick@a10ti,omap3-interface-clockB mad2d_ick@a18ti,omap3-interface-clockB mspro_fck@a00ti,wait-gate-clock ssi_ssr_gate_fck_3430es2@a00 ti,composite-no-wait-gate-clock# sssi_ssr_div_fck_3430es2@a40ti,composite-divider-clock# @$tssi_ssr_fck_3430es2ti,composite-clockstussi_sst_fck_3430es2fixed-factor-clockujuhsotgusb_ick_3430es2@a10"ti,omap3-hsotgusb-interface-clockM ssi_ick_3430es2@a10ti,omap3-ssi-interface-clockv usim_gate_fck@c00ti,composite-gate-clockI  sys_d2_ckfixed-factor-clock"juxomap_96m_d2_fckfixed-factor-clockIjuyomap_96m_d4_fckfixed-factor-clockIjuzomap_96m_d8_fckfixed-factor-clockIju{omap_96m_d10_fckfixed-factor-clockIju |dpll5_m2_d4_ckfixed-factor-clockwju}dpll5_m2_d8_ckfixed-factor-clockwju~dpll5_m2_d16_ckfixed-factor-clockwjudpll5_m2_d20_ckfixed-factor-clockwjuusim_mux_fck@c40ti,composite-mux-clock("xyz{|}~ @Susim_fckti,composite-clockusim_ick@c10ti,omap3-interface-clockR  dpll5_ck@d04ti,omap3-dpll-clock""  $ L 4dpll5_m2_ck@d50ti,divider-clockH PSwsgx_gate_fck@b00ti,composite-gate-clock* core_d3_ckfixed-factor-clock*jucore_d4_ckfixed-factor-clock*jucore_d6_ckfixed-factor-clock*juomap_192m_alwon_fckfixed-factor-clock&jucore_d2_ckfixed-factor-clock*jusgx_mux_fck@b40ti,composite-mux-clock . @sgx_fckti,composite-clocksgx_ick@b10ti,wait-gate-clockB cpefuse_fck@a08ti,gate-clock" ts_fck@a08ti,gate-clockD usbtll_fck@a08ti,wait-gate-clockw usbtll_ick@a18ti,omap3-interface-clockN mmchs3_ick@a10ti,omap3-interface-clockN mmchs3_fck@a00ti,wait-gate-clock dss1_alwon_fck_3430es2@e00ti,dss-gate-clockdss_ick_3430es2@e10ti,omap3-dss-interface-clockCusbhost_120m_fck@1400ti,gate-clockwusbhost_48m_fck@1400ti,dss-gate-clock4usbhost_ick@1410ti,omap3-dss-interface-clockCuart4_fck@1000ti,wait-gate-clockSclockdomainscore_l3_clkdmti,clockdomaindpll3_clkdmti,clockdomaindpll1_clkdmti,clockdomainper_clkdmti,clockdomainlemu_clkdmti,clockdomainjdpll4_clkdmti,clockdomain wkup_clkdmti,clockdomain$dss_clkdmti,clockdomaincore_l4_clkdmti,clockdomaincam_clkdmti,clockdomainiva2_clkdmti,clockdomaindpll2_clkdmti,clockdomainqd2d_clkdmti,clockdomain dpll5_clkdmti,clockdomainsgx_clkdmti,clockdomainusbhost_clkdmti,clockdomain target-module@48320000ti,sysc-omap2ti,syscH2H2 revsyscQfckick+  H2counter@0ti,omap-counter32k interrupt-controller@48200000ti,omap3-intc3"H target-module@48056000ti,sysc-omap2ti,syscH`H`,H`(revsyscsyss#  Mick+  H`dma-controller@0ti,omap3630-sdmati,omap-sdma !, 9`gpio@48310000ti,omap3-gpioH1gpio1FXh3"gpio@49050000ti,omap3-gpioIgpio2Xh3"gpio@49052000ti,omap3-gpioI gpio3Xh3"gpio@49054000ti,omap3-gpioI@ gpio4Xh3"gpio@49056000ti,omap3-gpioI`!gpio5Xh3"gpio@49058000ti,omap3-gpioI"gpio6Xh3"serial@4806a000ti,omap3-uartH tH)12.txrxuart18lserial@4806c000ti,omap3-uartHtI)34.txrxuart28lserial@49020000ti,omap3-uartItJn)56.txrxuart38ldefaulti2c@48070000 ti,omap3-i2cH8+i2c18'@twl@48H fck ti,twl40303"defaultpowerti,twl4030-power-resetaudioti,twl4030-audiocodecrtcti,twl4030-rtc bciti,twl4030-bci  vac0watchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1--regulator-vaux2ti,twl4030-vaux2w@w@ regulator-vaux3ti,twl4030-vaux3**regulator-vaux4ti,twl4030-vaux4**regulator-vdd1ti,twl4030-vdd1 ' regulator-vdacti,twl4030-vdacw@w@ regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1:0regulator-vmmc2ti,twl4030-vmmc2:0regulator-vusb1v5ti,twl4030-vusb1v5regulator-vusb1v8ti,twl4030-vusb1v8regulator-vusb3v1ti,twl4030-vusb3v1regulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2w@w@ regulator-vsimti,twl4030-vsim**gpioti,twl4030-gpioXh3"twl4030-usbti,twl4030-usb (6DM pwmti,twl4030-pwmXpwmledti,twl4030-pwmledXpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypadcs  $12 #09"/!. -%,&*madcti,twl4030-madci2c@48072000 ti,omap3-i2cH 9+i2c28i2c@48060000 ti,omap3-i2cH=+i2c38bq27500@55 ti,bq27500Umailbox@48094000ti,omap3-mailboxmailboxH @mbox-dsp  spi@48098000ti,omap2-mcspiH A+mcspi1@)#$%&'()* .tx0rx0tx1rx1tx2rx2tx3rx3tsc2046@0 ti,tsc2046B@default   #,@5>G(Wglcd@1tpo,td043mtea1u~lcd portendpointspi@4809a000ti,omap2-mcspiH B+mcspi2 )+,-..tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiH [+mcspi3 ).tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiH 0+mcspi4)FG.tx0rx01w@480b2000 ti,omap3-1wH :hdq1wmmc@4809c000ti,omap3-hsmmcH Smmc1)=>.txrxdefault mmc@480b4000ti,omap3-hsmmcH @Vmmc2)/0.txrxdefault mmc@480ad000ti,omap3-hsmmcH ^mmc3)MN.txrxdefault+wifi@1 ti,wl1251 mmu@480bd400)ti,omap2-iommuH mmu_isp6mmu@5d000000)ti,omap2-iommu]mmu_iva Fdisabledwdt@48314000 ti,omap3-wdtH1@ wd_timer2mcbsp@48074000ti,omap3-mcbspH@mpu ;< Mcommontxrx]mcbsp1) .txrxfck Fdisabledtarget-module@480a0000ti,sysc-omap2ti,syscH <H @H Drevsyscsyssick+  H rng@0 ti,omap2-rng 4mcbsp@49022000ti,omap3-mcbspI I mpusidetone>?Mcommontxrxsidetone]mcbsp2mcbsp2_sidetone)!".txrxfckick Fdisabledmcbsp@49024000ti,omap3-mcbspI@I mpusidetoneYZMcommontxrxsidetone]mcbsp3mcbsp3_sidetone).txrxfckick Fdisabledmcbsp@49026000ti,omap3-mcbspI`mpu 67 Mcommontxrx]mcbsp4).txrxfckl Fdisabledmcbsp@48096000ti,omap3-mcbspH `mpu QR Mcommontxrx]mcbsp5).txrxfck Fdisabledsham@480c3000ti,omap3-shamshamH 0d1)E.rxtarget-module@48318000ti,sysc-omap2-timerti,syscH1H1H1revsyscsyss' fckick+  H1}timer@0ti,omap3430-timerfck%Dtarget-module@49032000ti,sysc-omap2-timerti,syscI I I revsyscsyss' fckick+  I timer@0ti,omap3430-timer&timer@49034000ti,omap3430-timerI@'timer3timer@49036000ti,omap3430-timerI`(timer4timer@49038000ti,omap3430-timerI)timer5timer@4903a000ti,omap3430-timerI*timer6timer@4903c000ti,omap3430-timerI+timer7timer@4903e000ti,omap3430-timerI,timer8timer@49040000ti,omap3430-timerI-timer9timer@48086000ti,omap3430-timerH`.timer10timer@48088000ti,omap3430-timerH/timer11target-module@48304000ti,sysc-omap2-timerti,syscH0@H0@H0@revsyscsyss' fckick+  H0@timer@0ti,omap3430-timer_usbhstll@48062000 ti,usbhs-tllH N usb_tll_hsusbhshost@48064000ti,usbhs-hostH@ usb_host_hs+  ehci-phyohci@48064400ti,ohci-omap3HDLehci@48064800 ti,ehci-omapHHMgpmc@6e000000ti,omap3430-gpmcgpmcn).rxtx$0+3"Xh 0 nand@0,0ti,omap2-nand   BQswar,,",(6@RR((:R+x-loader@0xloaderbootloaders@80000ubootbootloaders_env@260000 uboot-env&kernel@280000boot(filesystem@c80000rootfsusb_otg_hs@480ab000ti,omap3-musbH \]Mmcdma usb_otg_hsdow    usb2-phyH2dss@48050000 ti,omap3-dssHFokay dss_corefck+ default  dispc@48050400ti,omap3-dispcH dss_dispcfckencoder@4804fc00 ti,omap3-dsiHH@H protophypll Fdisabled dss_dsi1 fcksys_clk+encoder@48050800ti,omap3-rfbiH Fdisabled dss_rfbifckickencoder@48050c00ti,omap3-vencH Fokay dss_vencfcktv_dac_clk portendpointportendpointssi-controller@48058000 ti,omap3-ssissiFokayHHsysgddGMgdd_mpu+  u ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portHHtxrxCDssi-port@4805b000ti,omap3-ssi-portHHtxrxEFserial@49042000ti,omap3-uartI P)QR.txrxuart48lregulator-abb-mpu ti,abb-v1 abb_mpu_iva+H0rH0hbase-addressint-address" ` sO7pinmux@480025a0 ti,omap3-padconfpinctrl-singleH%\+"3Hfdefaultpinmux_hsusb2_2_pins0PRT V X Z pinmux_mmc3_pins08:BDFHpinmux_control_pinsP< >@JLNTVXZisp@480bc000 ti,omap3-ispH H   'ports+bandgap@48002524H%$ti,omap36xx-bandgap 3target-module@480cb000ti,sysc-omap3630-srti,syscsmartreflex_coreH 8sysc fck+  H smartreflex@0ti,omap3-smartreflex-coretarget-module@480c9000ti,sysc-omap3630-srti,syscsmartreflex_mpu_ivaH 8sysc fck+  H smartreflex@480c9000ti,omap3-smartreflex-mpu-ivatarget-module@50000000ti,sysc-omap4ti,syscPP revsysc  fckick+  Popp-tableoperating-points-v2-ti-cpuopp50-300000000 I Pssssss ^ oopp100-600000000 I#F POOOOOO ^opp130-800000000 I/ P777777 ^opp1g-1000000000 I; P ^opp_supplyti,omap-opp-supply {thermal-zonescpu-thermal   N  tripscpu_alert 8 passivecpu_crit _  criticalcooling-mapsmap0  memory@80000000memory oscillator fixed-clock8connectorconnector-analog-tvtvportendpointgpio-leds gpio-ledsdefaultled1 pandora::sd1  mmc0 offled2 pandora::sd2  mmc1 offled3pandora::bluetooth  heartbeat offled4pandora::wifi  mmc2 offgpio-keys gpio-keysdefaultup-buttonup &g gdown-buttondown &l gleft-buttonleft &i gright-buttonright &j gpageup-buttongame 1 &h  gpagedown-buttongame 3 &m  ghome-buttongame 4 &f gend-buttongame 2 &k gright-shiftl &6 gkp-plusl2 &N gright-ctrlr &a  gkp-minusr2 &J  gleft-ctrlctrl & gmenumenu & gholdhold & gleft-altalt &8 glidlid & 1  hsusb2_phyusb-nop-xceiv  Mfixed-regulator-usb_host_5vregulator-fixed usb_host_5vLK@LK@ B T fixed-regulator-wg7210_enregulator-fixedvwlanw@w@ gP T fixed-regulator-wg7210_32kregulator-fixed wg7210_32kw@w@ T   compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2serial3display0device_typeregclocksclock-namesclock-latencyoperating-points-v2vbb-supply#cooling-cellscpu0-supplyphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftreg-namesti,sysc-maskti,sysc-sidleti,syss-maskdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividersti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedpinctrl-namespinctrl-0ti,use_poweroffti,ramp_delay_valuebci3v1-supplyio-channelsio-channel-namesti,bb-uvoltti,bb-uampregulator-always-onusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columnslinux,keymap#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csspi-max-frequencypendown-gpiovcc-supplyti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxwakeup-sourcespi-cpolspi-cphalabelreset-gpiosremote-endpointti,dual-voltpbias-supplyvmmc-supplybus-widthcd-gpiosnon-removableti,non-removablecap-power-off-cardti,wl1251-has-eeprom#iommu-cellsti,#tlb-entriesstatusinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinsnand-bus-widthti,nand-ecc-optgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-off-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nsgpmc,device-widthmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowervdds_dsi-supplyvdda-supplyti,channelsdata-linesti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-type#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendti,absolute-max-voltage-uvpolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-devicelinux,default-triggerdefault-statelinux,codelinux,input-typeregulator-boot-onenable-active-highstartup-delay-us